Md. Itrat Bin Shams (Sanin) 's Site

subglobal1 link | subglobal1 link | subglobal1 link | subglobal1 link | subglobal1 link | subglobal1 link | subglobal1 link
subglobal2 link | subglobal2 link | subglobal2 link | subglobal2 link | subglobal2 link | subglobal2 link | subglobal2 link
subglobal3 link | subglobal3 link | subglobal3 link | subglobal3 link | subglobal3 link | subglobal3 link | subglobal3 link
subglobal4 link | subglobal4 link | subglobal4 link | subglobal4 link | subglobal4 link | subglobal4 link | subglobal4 link
subglobal5 link | subglobal5 link | subglobal5 link | subglobal5 link | subglobal5 link | subglobal5 link | subglobal5 link
subglobal6 link | subglobal6 link | subglobal6 link | subglobal6 link | subglobal6 link | subglobal6 link | subglobal6 link
subglobal7 link | subglobal7 link | subglobal7 link | subglobal7 link | subglobal7 link | subglobal7 link | subglobal7 link
subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link

Welcome To Sanin's Site

M.Sc. and B.Sc.:

Obtained M.Sc. in Electrical and Electronic Engineering from Department of Electrical and Electronic Engineering, Bangladesh University of Engineering and Technology, Dhaka, in 2008. CGPA was 3.92. Rank: 2/110.

Obtained B.Sc. in Electrical and Electronic Engineering from Department of Electrical and Electronic Engineering, Bangladesh University of Engineering and Technology, Dhaka, in 2006. CGPA was 3.9447. Rank: 3/135.

Higher Secondary and Secondary:

Passed H.S.C. from Dhaka College, Dhaka, in 2000 obtaing star marks.

Passed S.S.C. from Govt. Laboratory High School in 1998, obtaining star marks.

Relevant Courses in M.Sc.

  • MOS Devices
  • Advanced VLSI Design
  • Compound Semiconductor Devices
  • Advanced Digital Signal Processing
  • Applied Electro-Magnetic Theory
  • Electric and Magnetic Properties of Materials

M.Sc. Thesis:

Capacitance-Voltage Characteristics of Ultrathin Mos Devices With Uniaxially Strained Silicon Substrate. Download

B.Sc. Thesis:

Improved Compact Gate C-V Model for MOS Devices with Ultrathin High-k Gate Dielectric. Download

About BUET | About IEEE | Privacy Policy | Contact |