

Gate C-V Characteristics of Si MOSFETs with Uniaxial Strain Along <110> Direction

Md. Itrat Bin Shams¹, Quazi Deen Mohd Khosru¹, and Anisul Haque²

¹Department of Electrical and Electronic Engineering, Bangladesh University of Engineering and Technology, Dhaka-1000, Bangladesh.

²Department of Electrical and Electronic Engineering, East West University, Dhaka-1212, Bangladesh.
E-mail: itrat@eee.buet.ac.bd

Abstract – Gate C-V characteristics of nMOSFETs fabricated on 100 silicon and subjected to a uniaxial strain applied along the <110> direction are studied. MOS electrostatics is calculated by solving self-consistent Schrödinger-Poisson equations including wave-function penetration into the gate dielectrics. It is observed that the gate capacitance increases in strong inversion with strain, but is relatively unaffected by strain in depletion region. This is due to the changes in the electron quantization mass and density of states effective mass with strain. We have also found that the effect of strain on the gate capacitance is not sensitive to changes in the substrate doping density.

I. Introduction

MOS devices have entered the nanometer regime in the past decade [1]. 65 nm node has been commercially reached in 2007. Further scaling of MOS devices is facing several technological challenges. Nonconventional substrates are recently introduced to increase device speed and reliability. Biaxially strained Si MOSFETs have been widely studied for enhanced mobility of charge carriers [2, 3]. Uniaxially strained Si MOSFETs [4] have become more popular in recent days. Uniaxial strain also enhances carrier mobility [5]. The uniaxial straining process is simpler and more compatible with the conventional CMOS technology. By uniaxial strain different types of strain can be applied for pMOS and nMOS devices in a cMOS circuit. Mobility enhancement due to uniaxial strain has extensively been studied [6, 7], but gate C-V characteristics of uniaxially strained MOSFETs have received less attention even though the C-V characteristics is an important tool for characterizing MOS devices.

In this work a self-consistent quantum mechanical simulator is developed to model gate C-V characteristics of nMOS devices with uniaxially strained silicon channel. Uniaxial tensile stress is applied in the <110> direction. <110> direction is taken for its wide practical use in 100 silicon as the transport direction. Tensile stress is commonly applied to nMOSFETs for mobility enhancement. Proper band splitting and effective mass change due to strain are considered. The model is used to study how uniaxial tensile strain affects the gate C-V

characteristics of nMOS devices. Physical insights into the effects of strain are also discussed.

II. Theory

A. Band splitting due to uniaxial strain

For relaxed 100 silicon, two separate valleys of conduction bands (Δ_2 and Δ_4) are at a degenerate state. Uniaxial stress removes this degeneracy and there is a splitting between the two valleys. Uniaxial stress also introduces a hydrostatic shift of the mean position of the conduction band. Similarly heavy hole and light hole bands also become nondegenerate under uniaxial stress. Fig. 1 shows the evolution of the energy bands under a uniaxial tensile strain.




Fig. 1 Band splitting of relaxed 100 silicon under uniaxial tensile stress. Δ_2 and Δ_4 are the two conduction band valleys, LH and HH are for light hole and heavy hole, respectively.

Expressions for splitting of conduction band under a tensile stress along the <110> direction are described in [8] as,

$$\Delta E_c^i - \Delta E_c^0 = -\frac{1}{3}(S_{11} - S_{12})\Xi_u X, \text{ for } \Delta_2 \text{ band},$$

$$\Delta E_c^i - \Delta E_c^0 = \frac{1}{6}(S_{11} - S_{12})\Xi_u X, \text{ for } \Delta_4 \text{ band},$$

$$\Delta E_c^0 = \Delta E_{g0} - |E_{ee}| - \frac{1}{3}(S_{11} - S_{12})\Xi_u X, \text{ and}$$

$$\Delta E_{g0} = (\Xi_d + \frac{1}{3}\Xi_u - a)(S_{11} + 2S_{12})X.$$

Here,

ΔE_c^0 \equiv Hydrostatic band shifting of the conduction band,

ΔE_c^i \equiv Band splitting for the i th valley,

ΔE_{g0} \equiv Change in the energy band gap,

X \equiv Applied stress,

$$S_{11} = 8.63 \times 10^{-12} \text{ N}^{-1}\text{m}^2,$$

$$S_{12} = -2.13 \times 10^{-12} \text{ N}^{-1}\text{m}^2,$$

$$\Xi_u = 8.6 \text{ eV}, \text{ and}$$

$$\Xi_d + \frac{1}{3}\Xi_u - a = 3.8 \text{ eV}.$$

$2|E_{ee}|$, the splitting between light hole and heavy hole bands at the band edge, is given by

$$|E_{ee}| = \frac{1}{2} \left[b^2(S_{11} - S_{12})^2 + 3 \left(\frac{d}{2\sqrt{3}} S_{44} \right)^2 \right]^{1/2} |X|$$

Here,

$$b = 2.4 \text{ eV},$$

$$d = 5.3 \text{ eV},$$

$$S_{44} = 12.49 \times 10^{-12} \text{ N}^{-1}\text{m}^2.$$

B. Effective mass variation

Uniaxial strain causes the curvatures of the energy band structures to change. As effective masses depend on the curvature of energy bands, uniaxial stress changes effective masses. We follow the expressions given in [9] to model the variation of effective masses with uniaxial strain applied along $<110>$ direction.

$$m_x = 0.918 + 0.0236X^2$$

$$m_y = 0.196 - 0.016X$$

$$m_z = 0.196 + 0.029X$$

$$m_{dil} = \sqrt{m_y m_z}$$

$$m_{z1} = m_x$$

$$m_{di2} = \sqrt{m_x m_y}$$

$$m_{z2} = m_z$$

Here, X is the applied stress in GPa. Subscript 1 stands for Δ_2 valley and subscript 2 stands for Δ_4 valley.

C. Self-consistent solver

A self-consistent Schrödinger-Poisson solver is developed to simulate gate C-V characteristics [10]. In the first part, Schrödinger's equation is solved using the logarithmic derivative technique of the retarded Green's function [11]. Open boundary condition is used at the silicon-gate-oxide interface to include penetration of wave functions into the gate dielectric. Our open boundary condition, that considers zero electric field deep inside the gate electrode, as well as deep inside the bulk silicon, incorporates wave function penetration effect naturally without introducing

any unphysical artifact. In the second part, Poisson's equation is solved for the combined silicon-oxide regions to include the charge in gate-oxide region due to wave function penetration. Finite difference method is applied and non-uniform grid spacing is used to improve computational efficiency.

III. Results

Fig. 2 shows the gate C-V characteristics of nMOSFETs with relaxed and uniaxially strained silicon channels. Three different stress levels along the $<110>$ direction are considered. Here gate oxide thickness $T_{ox} = 2 \text{ nm}$, doping density $N_a = 10^{18} \text{ cm}^{-3}$. Flatband voltage is assumed to be zero in all calculations.




Fig. 2 Gate C-V characteristics of relaxed and uniaxially strained Si MOSFETs.

It is observed that uniaxial strain along the $<110>$ direction has no effect on the gate capacitance in the depletion region and has a small effect in the weak inversion region. There is no shift in the flatband voltage due to uniaxial strain. However the gate capacitance in strong inversion increases under strain. Gate capacitance in strong inversion is increased by 2.7 % when 3 GPa stress is applied. It is also observed that uniaxial strain has a small effect on the threshold voltage V_T . This is in agreement with [12] where it is shown that compared to the biaxially strained MOSFETs, the threshold voltage shift is much smaller in uniaxially strained MOSFETs.

To investigate the factors influencing changes in gate capacitance under strain, we calculate the depletion width, band bending due to depletion charges and the total semiconductor charges as functions of the gate voltage for relaxed and strained silicon channel in Figs. 3, 4 and 5, respectively. We find that uniaxial strain has no effect on the depletion properties. The depletion width, consequently the depletion band bending and the depletion charge remain unaffected by strain. The increase in the total charge due to strain in strong inversion, as observed in Fig. 5, is due to increased charge in the inversion region.

Inversion capacitance ($dQ_{inv}/d\phi_s$) as a function of gate voltage is shown in Fig. 6. It is clearly seen that C_{inv} increases with increase in uniaxial stress for a given gate

voltage in strong inversion. Strain affects the inversion charges in two ways. First, strain modifies the bandgap E_g and second, strain changes the effective masses of electrons. For MOSFETs fabricated on 100 silicon surface, uniaxial strain increases the quantization effective mass. Consequently the energies of the quasi-bound states are lowered relative to the conduction band minima. For a given gate voltage, the density of the inversion charges is increased, leading to an increase in C_{inv} .




Fig. 3 Depletion width as a function of V_g for relaxed and strained Si MOSFETs.




Fig. 4 Band bending due to depletion charges for relaxed and strained Si MOSFETs.

In Fig. 7 we show the C-V characteristics of strained MOSFETs calculated with (i) considering only the bandgap correction (ii) considering both the bandgap and the effective mass corrections. When modification of effective mass is neglected, strain has negligible effect on the gate C-V characteristics. The result shows that for the stress level considered in this work, the increase in the gate capacitance with uniaxial strain is primarily due to the increase in quantization and density of states effective masses and the bandgap modification does not play an important role.

Effect of doping density on C-V characteristics of strained Si devices is shown in Fig. 8. Here doping density level is $5 \times 10^{17} \text{ cm}^{-3}$. Gate capacitance in strong inversion is increased by 2.6 % for 3 GPa stress. This change is nearly the same as that observed in Fig. 2 for $N_a = 10^{18} \text{ cm}^{-3}$. Figs 2 and 8 suggest that the effect of




Fig. 5 Semiconductor total charge versus V_g for relaxed and strained Si MOSFETs.




Fig. 6 Inversion capacitance for relaxed and strained Si MOSFETs.




Fig. 7 C-V characteristics with and without considering effective mass modification by strain.

uniaxial strain on the gate C-V characteristics is not very sensitive to changes in the substrate doping density.

IV. Conclusion

We have developed a self-consistent quantum mechanical simulator to investigate the effects of uniaxial strain along the $<110>$ direction on the gate C-V characteristics of MOSFETs fabricated on 100 silicon surface. Changes in both the bandgap and the electron effective masses are included in the model. We show that strain increases the inversion capacitance due to change in quantization and density of states effective masses. However for the stress levels considered in the work, depletion properties are unaffected by strain. It is also found that the effect of strain does not depend on the substrate doping density.




Fig. 8 Gate C-V characteristics of strained and relaxed Si nMOSFETs for substrate doping density $N_a = 5 \times 10^{17} \text{ cm}^{-3}$.

References

- [1] "International Technology Roadmap for Semiconductors," <http://www.itrs.net/common/2004Update.htm>.
- [2] J. Welser, J. L. Hoyt, and J. F. Gibbons, "NMOS and PMOS Transistors Fabricated in Strained Silicon/ Relaxed Silicon-Germanium Structures," *IEDM Tech. Dig.*, pp. 1000-1002, 1992.
- [3] F. M. Buffler and W. Fichtner, "Scaling and Strain Dependence of Nanoscale Strained-Si p-MOSFET Performance," *IEEE Trans. on Electron Devices*, vol. 50, no. 12, pp. 2461–2466, 2000.
- [4] S. E. Thompson, M. Armstrong, C. Auth, S. Cea, R. Chau, G. Glass, T. Hoffman, J. Klaus, Z. Ma, B. McIntyre, A. Murthy, B. Obradovic, L. Shifren, S. Sivakumar, S. Tyagi, T. Ghani, K. Mistry, M. Bohr, and Y. El-Mansy, "A Logic Nanotechnology Featuring Strained-Silicon," *IEEE Electron Device Lett.*, vol. 25, no. 4, pp. 191-193, 2004.
- [5] K. Uchida, T. Krishnamohan, K.C. Saraswat, and Y. Nishi, "Physical Mechanism of Electron Mobility Enhancement in Uniaxial Stress Engineering in Ballistic Regime," *IEDM Tech. Dig.*, pp. 129 – 132, 2005.
- [6] F. Rochette, M. Cassé1, M. Mouis, D. Blachier, C. Leroux, B. Guillaumot, G. Reimbold, and F. Boulanger, "Electron Mobility Enhancement in Uniaxially Strained MOSFETs: Extraction of the Effective Mass Variation," *Proceeding of the 36th European Solid-State Device Research Conference*, pp. 93-96, 2006.
- [7] E. Ungersböck, S. Dhar, G. Karlowatz, H. Kosina, and S. Selberherr, "Physical Modeling of Electron Mobility Enhancement for Arbitrarily Strained Silicon," *J. Comput. Electron.*, vol. 6, pp. 55-58, 2007.
- [8] I. Baslev, "Influence of Uniaxial Stress on the Indirect Absorption Edge in Silicon and Germanium," *Phys. Rev.*, vol. 143, no. 2, pp. 636-647, 1966.
- [9] S. Dhar, E. Ungersböck, H. Kosina, T. Grasser, and S. Selberherr, "Electron Mobility Model for 110 Stressed Silicon Including Strain-Dependent Mass," *IEEE Trans. on Nanotechnology*, vol. 6, no. 1, pp. 97-100, 2007.
- [10] A. Haque and M. Z. Kauser, "A comparison of Wavefunction Penetration Effects on Gate Capacitance in Deep Submicron n- and p-MOSFETs," *IEEE Trans. on Electron Devices*, vol. 49, no. 9, pp. 1580–1587, 2002.
- [11] A. Haque and A.N. Khondker, "An Efficient Technique to Calculate the Normalized Wave Functions in Arbitrary One-Dimensional Quantum Well Structures," *J. Appl. Phys.*, vol. 84, no. 10, pp. 5802–5804, 1998.
- [12] J. Lim, S.E. Thompson, and J.G. Fossum, "Comparison of Threshold-Voltage Shifts for Uniaxial and Biaxial Tensile-Stressed n-MOSFETs," *IEEE Electron Device Lett.*, vol. 25, no. 11, pp. 731-733, 2004.